Logics for digital circuit verification by