Improving Performance and Reducing Power with Hardware Acceleration

Static Timing Analysis Based Transformations of Combinational Logic in a High Level ASIC Synthesis Flow » 

Static Timing Analysis Based Transformations of Combinational Logic in a High Level ASIC Synthesis Flow «