Book
Improving Performance and Reducing Power with Hardware Acceleration
Static Timing Analysis Based Transformations of Combinational Logic in a High Level ASIC Synthesis Flow «
Score:
Reviews:
Times tipped:
Times read:
Author(s):
Category:
ISBN
9783639106909
Welcome to Boeklezers.nl
Boeklezers.nl is a network for social reading. We help readers discover new books and authors, and bring readers in contact with each other and with writers. Read more ».
Reviews of Improving Performance and Reducing Power with Hardware Acceleration by Colin J. Ihrig
There are no reviews for this book yet.
Idea box
