Technology Optimisation And Modelling Of Deep Submicron Cmos by