Loop transformations for the optimized generation of reconfigurable hardware by