Introduction to Logic Synthesis Using Verilog Hdl by