Chip Multiprocessor Architecture by