Electromigration Modeling at Circuit Layout Level by