Source Level Debugging of Verilog Designs by Naveed Riaz