Verilog Hdl by Samir Palnitkar