Hierarchical Modelling For Very Large Scale Integration Circuit Testing by John P. Hayes & Debashis Bhattacharya