Numerical Validation In Current Hardware Architectures by