Design Through Verilog Hdl by T.R. Padmanabhan & B. Bala Tripura Sundari