Design-for-delay-testability techniques for high-speed digital circuits by H.J. Vermaak