Full chip modeling of ICs under CDM stress by M.S.B. Sowariraj