Book
Verification Techniques For System-Level Design
Explains how to verify SoC logic designs using formal and semiformalverification techniques. This book covers various aspects of highlevel formaland semiformal verification techniques for system level designs. «
Score:
Reviews:
Times tipped:
Times read:
Author(s):
Category:
ISBN
9780123706164
Welcome to Boeklezers.nl
Boeklezers.nl is a network for social reading. We help readers discover new books and authors, and bring readers in contact with each other and with writers. Read more ».
Reviews of Verification Techniques For System-Level Design by Masahiro Fujita & Indradeep Ghosh
Verification Techniques For System-Level Design has been reviewed 0 times. The average score is . 0 people has read the book.
There are no reviews for this book yet.
Idea box
