Strategies To Reduce Power During Vlsi Circuit Testing by Subhadip Kundu
Buy now!

Book

Strategies To Reduce Power During Vlsi Circuit Testing

Reduction of Dynamic and Leakage Power during Testing of Digital VLSI Circuits « 

Score:
 
 
 
 
 
 (3/0)

Reviews:
0 
Times tipped:
0 
Times read:
0 
Author(s):
  
Category:
 
ISBN
9783659255205

 
Mail a friend 
Share on Twitter 



 
Information
 
 
Reviews
 
 
Wall
 
 
 
Related
 
 
 
Readers
 
 

Welcome to Boeklezers.nl

Boeklezers.nl is a network for social reading. We help readers discover new books and authors, and bring readers in contact with each other and with writers. Read more ».

Sign Up

Reviews of Strategies To Reduce Power During Vlsi Circuit Testing by Subhadip Kundu

Strategies To Reduce Power During Vlsi Circuit Testing has been reviewed 0 times. The average score is 3.0. 0 people has read the book.
Anonymous

There are no reviews for this book yet.

 
domReadyCallbacks.push( function() { new Error('Sorry, you can only do this when you're logged in. If you're not a member yet, please join us.'); });